All pull requests

Pull requests

• Remove host syncs from FakeQuantize.forward on CUDA (bitwise identical)

  CLA Signedmeta-exported
  #5075·cgreenberg opened Nov 6, 2026·

  ·
  2

• fix(utils): report accelerators that have no dedicated branch

  CLA Signed
  #5074·li-lizhe opened Nov 6, 2026·

  ·
  3

• fix(pt2e): do not double-fold conv output into multiple batch norms

  CLA Signed
  #5073·davrens101 opened Nov 6, 2026·

  ·
  1

  1

• Run low-bit linear (universal + LUT) on x86 (#5072)

  CLA Signedmeta-exportedmodule: optimizer
  #5072·telgamal-1 opened Nov 6, 2026Contributor·

  ·
  2

• Fix BlockwiseQuantLinear dtype handling

  CLA Signed
  #5071·gaurav-redhat opened Nov 6, 2026·

  ·
  1

  1

• CI: Parallelize pytest suites in single-H100 jobs

  CLA Signedmodule: not user facing
  #5069·vkuzo opened Nov 6, 2026Contributor·

  ·
  3

• Handle zero_point=None in quantize_affine

  CLA Signed
  #5066·G26karthik opened Nov 5, 2026·

  ·
  6

• [X86] Fuse external bias adds into linear dynamic fp16 patterns

  CLA Signed
  #5061·ZRICHARD9527 opened Nov 5, 2026·

  ·
  4

• [FSDP] Preserve precomputed FP8 scales across tensor flattening

  CLA Signed
  #5058·0z5a opened Nov 4, 2026·

  ·
  1

• [MXFP8] Fix native token padding for float32

  CLA Signed
  #5057·0z5a opened Nov 4, 2026·

  ·
  1

  1

• [NVFP4] Fix native token padding for 128-row alignment

  CLA Signed
  #5056·0z5a opened Nov 4, 2026·

  ·
  1

  1

• [ROCm] Drive CI ROCm/Python versions from test-infra matrix

  ciflow/rocmCLA Signedmodule: rocm
  #5051·akashveramd opened Nov 4, 2026Collaborator·

  ·
  1

• Fast prefill and affine decode for LUT lowbit linear on ARM (#5050)

  CLA Signedmeta-exported
  #5050·telgamal-1 opened Nov 4, 2026Contributor·

  ·
  2

• [mxfp8 moe training] Run MXFP8 grouped mm tests on all SM 10.x GPUs, not only 10.0

  CLA Signed
  #5049·0z5a opened Nov 3, 2026·

  ·
  7

• docs: fix spelling typos in docs, README and setup.py

  ciflow/docsCLA Signed
  #5047·Jah-yee opened Nov 2, 2026·

  ·
  2

• [X86] Use VNNI kernels for DA8W4 linear on AVX512-VNNI CPUs without AMX (30-170x)

  CLA Signed
  #5045·TheNetherWatcher opened Oct 31, 2026·

  ·
  4

• Support weight-only QAT in MXFakeQuantizedLinear

  CLA Signed
  #5044·2021peng opened Oct 31, 2026·

  ·
  1

  13

• Skip unneeded gradients and saved tensors in MX/NVFP4 QAT backward

  CLA Signed
  #5043·Levius-Fubuki opened Oct 31, 2026·

  ·
  3

• fix(pt2e): insert activation input observers before consumer node

  CLA Signed
  #5041·devtyagi3909 opened Oct 30, 2026·

  ·
  1

  1

• Fix Triton 3.9 compile errors in FP8 scale indexing

  ciflow/rocmciflow/rocm-mi300CLA Signed
  #5036·jagadish-amd opened Oct 30, 2026Contributor·

  ·
  10

• Keep asymmetric int8 correction in higher precision

  CLA Signed
  #5035·adityuhkapoor opened Oct 29, 2026·

  ·
  1

  4

• switch CI to pytorch 2.15

  ciflow/rocmciflow/rocm-mi300ciflow/xpuciflow/4xh100CLA Signedmodule: not user facing
  #5033·vkuzo opened Oct 29, 2026Contributor·

  ·
  3

• [ROCm][CI] Update ROCm version to 10.1 & Python 3.11 in build workflow

  ciflow/rocmCLA Signedmodule: rocm
  #5032·akashveramd opened Oct 28, 2026Collaborator·

  ·
  7

• Raise a clear error when Int8StaticActivationInt8WeightConfig has no act_quant_scale

  CLA Signed
  #5025·Sonica-B opened Oct 25, 2026·

  ·
  1

• [pat] Add make_m_by_n_mask helper for explicit N:M masks

  CLA Signed
  #5024·VikingDeng opened Oct 23, 2026·

  ·
  7